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A Systematic Analysis of Equivalence in
Multistage Networks
Martin Collier, Member, IEEE
Abstract—Many approaches to switching in optoelectronic
and optical networks decompose the switching function across
multiple stages or hops. This paper addresses the problem of
determining whether two multistage or multihop networks are
functionally equivalent. Various ad-hoc methods have been used
in the past to establish such equivalences. A systematic method for
determining equivalence is presented based on properties of the
link permutations used to interconnect stages of the network. This
method is useful in laying out multistage networks, in determining
optimal channel assignments for multihop networks, and in
establishing the routing required in such networks. A purely
graphical variant of the method, requiring no mathematics or
calculations, is also described.
Index Terms—Multistage interconnection networks, networks,
optical interconnections.
I. INTRODUCTION
THE GROWTH in demand for communications-switchingcapability is set to exceed the capacity of all-electronic
switching systems. Switch designers have responded by incor-
porating optoelectronic and optical elements in switches and
routers (e.g., [1] and [2]). The use of optical elements offers
potentially larger bandwidth and reduced crosstalk compared
with purely electronic systems. The different capabilities of op-
tical systems, such as bend-radius constraints in waveguides,
space variance considerations in free-space optics, and the ab-
sence of low-cost optical memory, mean that novel switch ar-
chitectures are required to implement optical and optoelectronic
packet switching [3].
Many designs for optical and optoelectronic switching dis-
tribute the switching function across multiple small switching
elements, whose interconnection pattern dictates the overall
switch properties. Examples include Shufflenet [4] and
GEMNET [5]. These are implemented either as multistage
networks (where there is a one-to-one correspondence between
links in the logical switch architecture and links in the phys-
ically realized network) or as multihop networks [where links
in the logical architecture correspond to wavelength-division
multiplexing (WDM) channels in the implementation and
where physical interconnection is typically achieved using a
passive optical star].
Many such designs are based on architectures originally pro-
posed for electronic switching, such as the omega network [6]
and the butterfly network. This paper addresses the question of
Manuscript received June 18, 2001; revised May 2, 2002.
The author is with the Research Institute for Networks and Communica-
tions Engineering (RINCE), Dublin City University, Dublin 9, Ireland (e-mail:
martin.collier@rince.ie).
Digital Object Identifier 10.1109/JLT.2002.802203
when two such networks can be said to be functionally equiv-
alent. Two networks are regarded as functionally equivalent in
this paper if they cannot be distinguished on the basis of the re-
sponse at the output ports to any pattern of inputs. This topic is
important for a number of reasons.
• It is of theoretical importance, since if a class of networks
can be shown to be functionally equivalent, theoretical re-
sults obtained for one member of the class may be applied
to all members of the class.
• It is of practical importance in the construction of such net-
works, since it is rarely possible to lay out such networks
exactly in accordance with their formal description.
• It provides insight into the properties of such networks.
This problem has been addressed many times in the past,
using a variety of ad-hoc methods (e.g., [7]–[11]). However, the
interconnections between stages in optical multistage switches
pose unique problems, such as optical crosstalk in systems based
on directional couplers [12] and image rotation in systems fea-
turing polymer fiber-image guides [2]. These issues can lead
switch designers to seek alternative interconnection patterns,
which result in unchanged functionality of the switch but avoid
the problems associated with implementing classical intercon-
nection patterns optically.
Hence, a demand exists for a systematic procedure for inves-
tigating functional equivalences in multistage networks. Such a
procedure is presented here, which may readily be implemented
as a computer program and which applies to a wide class of mul-
tistage networks. The extended procedure to be applied in the
case where a network does not belong to this class will be pre-
sented in another paper.
II. NOTATION AND APPROACH
A prerequisite for the comparison of two multistage networks
is a common method of description. The approach here uses the
notation of [13, Ch. 2] with some refinements required for the
problem in hand. We consider regular networks comprising
stages of switch elements, which thus have inputs
and outputs. For the remainder of the paper, it shall be assumed
that . This is in the interests of notational simplicity—the
extension of the method described here to other values of is
straightforward.
An obvious tool to use in investigating the properties of mul-
tistage networks is graph theory, since the links and nodes of
the switch map readily into the edges and vertices of the graph.
However, while graph theory allows us to explore the connec-
tivity of a network, it tells us little about routing in the network
(and thus blocking), unless the vertices are labeled. A distinction
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Fig. 1. (a) Simple network. (b) Another network. (c) Corresponding graph.
may be made between three levels of equivalence: topological
equivalence, isomorphism and functional equivalence [13, Sec.
2.1.1]. Two networks are functionally equivalent if they sup-
port the same permutations, i.e., if they have the same blocking
properties. They are isomorphic if a reordering of the switch
elements, inputs, and outputs of one network gives rise to the
second. They are topologically equivalent if they have the same
graph.
For example, consider the simple networks shown in Fig. 1.
The two networks shown have the same graph [shown in
Fig. 1(c)] and, therefore, by definition are topologically equiv-
alent, although the routing algorithm in each is different.1
Labeling the vertices circumvents this difficulty, allowing
the two networks to be distinguished. The same result will
be achieved in this paper by introducing the concepts of link
addresses and link permutations. Note that links enter and
leave each stage of the switch. The link address is simply the
number of the link on which a packet leaves the stage, with
address being the address of the lowest link.
The link address can thus be represented by a binary number
of the form . When a packet exits a stage of the
switch, the interconnection pattern between it and the down-
stream stage causes the packet to enter the downstream stage
with a (typically) new link address. This change of address is
regarded as the result of a link permutation, which may be de-
fined as a transformation of the form LP , where
and where LP LP .
Consider the network shown in Fig. 2. It is
completely defined by the set of link permutations
LP LP LP . In this paper, attention shall be
restricted to a class of LP called bit-shuffling permuta-
tions. A link permutation LP is a bit-shuffling permuta-
tion if LP where
and (the value of
indicates the source of the bit in position at the link permu-
tation output). The link permutations used in the majority of
multistage networks using 2 2 switching elements belong to
1The routing algorithm is the same in both cases if output ports are defined
in terms of the downstream switch elements to which they are connected.
However, high-speed routing requires that the routing decision in a 2 2
switch should reduce to “exit via the upper port” or “exit via the lower port,”
the outcome of which is different for the switch element in the southwest
corner of Fig. 1(a) and (b), respectively.
Fig. 2. Generic multistage network using 2 2 switch elements. The dashed
boxes are replaced by link permutations to construct a specific network. Stages
are numbered from right to left—this simplifies the description of the routing
for some common multistage networks. Ports are numbered from the bottom up
so that the term “upper port” is unambiguous.
this family of link permutations. Some examples are presented
hereafter. The perfect shuffle [14] of scope , denoted , is
a bit-shuffling permutation where
if
if
if
The inverse perfect shuffle of scope , denoted , is a bit-
shuffling permutation where
if
if
if
The butterfly permutation of scope , denoted , is a bit-
shuffling permutation where
if
if
if or
The bit-reversal permutation of scope , denoted , is a
bit-shuffling permutation where
if
if
The straight-through or identity permutation, denoted , is a
bit-shuffling permutation where
One of the key benefits of this link permutation notation is
that it can be used to investigate what happens if one link per-
mutation is immediately followed by another. This can be de-
scribed mathematically using a product notation, essentially the
same as that used for matrix multiplication. For example, sup-
pose that a link permutation LP is immediately followed by a
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link permutation LP . A signal entering the first link permuta-
tion on link will emerge on link LP and enter the second
link permutation on that link, emerging at link LP LP .
The concatenation of these two link permutations is equivalent
to a single link permutation LP defined by
LP LP LP
written in reverse order as
LP LP LP
so as to correspond to the order of link permutations in diagrams.
Hence, LP may be described as the product
LP LP LP
A link permutation LP is said to be the inverse transforma-
tion of a link permutation LP if, and only if
LP LP
Then, LP may be written as
LP LP
Some properties of concatenated link permutations used later
in the paper are given in the Appendix. The framework of the
previous notation can now be used to compactly define many
well-known multistage networks.
The baseline network [7] is defined by
LP
if or
if (1)
A 16 16 baseline network is shown in Fig. 3 (the significance
of the paths through the switch indicated by dashed lines will be
explained later).
The omega network [6] is defined by
LP
if
if (2)
A 16 16 omega network is shown in Fig. 4.
The butterfly network2 or -cube network [15] is defined by
LP
if
if
if
(3)
A 16 16 butterfly network is shown in Fig. 5.
The reverse network (network ) of network may be ob-
tained by setting LP LP for . Hence,
the reverse butterfly network is defined by
LP
if
if
if
(4)
The reverse baseline network is defined by
LP
if or
if (5)
2Many authors define the butterfly as the corresponding reverse network.
Fig. 3. A 16 16 baseline network.
Fig. 4. A 16 16 omega network.
The segmented two-shuffle network is a rather more complex
network, proposed by Cloonan et al. [11] for use with free-space
optical interconnects. This is an example of a three-dimensional
(3-D) network, where each switch element is defined by its po-
sition in a row and column within each stage. Hence, the link
address is defined by a triple identifying the row and
column occupied by the switch element and the port to which the
link is connected. The number of columns (called the segment
size in [11]) is . Hence, the number of rows is
for a switch. The switch illustrated in [11, Figs. 5(b) and
7(c)] features the parameters and . Fig. 6 shows
such a switch with parameters and .
The switch uses the perfect shuffle as a link permutation in
every stage. However, for stages of the switch, the perfect
shuffle is performed horizontally (across columns), and in the
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Fig. 5. A 16 16 butterfly network.
Fig. 6. Segmented two-shuffle network with 16 inputs and two columns.
other stages, it is performed vertically (across rows). Formally,
the switch (network ) may be defined by the link permutations
LP
if or
applied to if
applied to if
Writing the link address as a unidimensional -bit
address , this may be rewritten as
LP
if or
if
if
(6)
III. FUNCTIONAL EQUIVALENCE
A. Tramline Transformation
The approach taken to establishing the functional equivalence
of two networks and takes as a starting point that used by
Wu and Feng in their classic papers [7], [8] on this topic. They
Fig. 7. Example of a tramline transformation.
used the concept of a logical numbering of switch elements in
a stage to establish this equivalence—if the logical numbers de-
scribing a switch element and the two downstream elements to
which it is connected in network correspond to the physical
numbers of switch elements in network , then the two net-
works are isomorphic.
Here, the switch elements in network are physically moved
to effect the reordering. If, after this operation, the link permu-
tations between stages are identical to those in network , iso-
morphism has been established.
When a switch element is moved to a new position with re-
spect to its neighbors in a switching stage, the change in the
switch layout that results may be described using the concept
of the tramline transformation. A tramline transformation of
links is a link permutation TT , where is even for
even and
TT
TT TT where
If a switching stage is preceded by a tramline transformation
and followed by the inverse of that transformation, the ordering
of switch elements in that stage is changed, but the connectivity
to the rest of the network is unaffected. This is illustrated in
Fig. 7.
B. Verifying Equivalence
This suggests a scheme for verifying the equivalence of two
networks and . Each stage of network is preceded by a
link permutation and followed by the inverse permutation
. Hence, signals exiting from stage of the modified
network traverse , then LP , and finally be-
fore entering stage . This is illustrated in Fig. 8. If a set
can be found for which each link permutation in the set
(for ) is a tramline transformation and for which
LP LP for (7)
then networks and are isomorphic.
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Fig. 8. Network (A) with the switch elements repositioned using tramline
transformations so as to replicate the layout of another network (B).
It can easily be shown, by manipulating the above identity
using the rules of multiplication, that these transformations sat-
isfy the recurrence relation
LP LP for (8)
It may be shown by induction that
DP DP for (9)
where DP is called the downstream permutation3 for stage
and is defined as
DP LP LP LP for (10)
DP and DP may be determined from a knowledge of the
link permutations in networks and , and since, by assump-
tion, these are all bit-shuffling permutations, so too are the re-
spective downstream permutations.
Defining as the bit position to which bit zero is shuf-
fled by DP (with a corresponding definition for network ),
it follows that acts on bit zero of its input if it is a tramline
transformation, as follows:
DP DP for
Hence, and observing that must also be a tramline trans-
formation, it must satisfy the following properties:
(11)
where
for
This transformation must be bijective if is to be a link per-
mutation. If this property is satisfied, it may be concluded that
3It is so-called because it is the permutation that results between stage k and
the switch outputs if all switch elements downstream of stage k are configured
in the “straight-through” position.
the two networks are isomorphic. It will be shown presently that,
for a network of the form of Fig. 2, where all the link permuta-
tions are bit-shuffling permutations, a necessary and sufficient
condition for all network outputs to be reachable from the inputs
is that the set be a permutation of the set
.
C. Downstream Permutation
A physical interpretation of the downstream permutation and
the function may now be given. It indicates the link ad-
dress at the output of stage 0 at which packets will appear, de-
noted . To see this, consider a packet entering
the network with a routing tag . It first enters
stage , where it is switched on the basis of bit , is
routed in stage on the basis of bit , and so forth.
How is its destination determined by the routing tag? Consider
the possible destinations of the packet after leaving a switch el-
ement in stage (the input stage). Suppose that the switch
elements downstream from stage are all configured in the
straight-through position so that the switch may be considered
to perform the DP permutation on the packet’s link address
between the output side of stage and the output side of
stage 0. The least significant bit (lsb) of the link address at the
output side of stage is dictated by , the switching
decision at stage . The lsb of the link address becomes bit
of the link address at the output of
stage 0, by definition of the function. In summary
(12)
for certain settings of the downstream switch elements.
A similar argument may be used to show that after the packet
passes through the next stage of the switch (stage ), the
switching decision there, for certain settings of the downstream
switch elements, is such that
However, if , it follows that the value of
is independent of . Thus, (12) holds, regardless of
the setting of the switch elements in stage . Applying this
argument iteratively to the downstream stages, it may be con-
cluded that (12) holds for all settings of the downstream switch
elements if there is no stage for which .
Applying the same logic to the other switch stages, it follows
that a packet can be routed to any link address
at the output of stage 0 by setting
and
for
provided that
for
and
for
or, equivalently, provided that the set
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is a permutation of the set . Since stage 0 is
followed by the link permutation LP , the actual destination of
the packet is
LP
Hence, the routing strategy for the switch may readily be deter-
mined from a knowledge of LP and the set .
D. Exact Equivalence and Blocking
Note that, from Fig. 8, in order for the numbering of input and
output ports to be identical in networks and , it is required
that
LP LP
and
LP LP
If this is the case for two isomorphic networks, they are said
to be exactly equivalent. Exact equivalence implies functional
equivalence, although it is a stronger property. If network is
not exactly equivalent to network , it may be preceded by a
link permutation
LP LP (13)
and followed by a link permutation
LP LP (14)
to obtain a network exactly equivalent to . These link permu-
tations are not required to be tramline transformations.
If two networks are functionally equivalent, not only are the
routing algorithms for the two networks the same, but the stages
in the switch at which internal contention will occur between
two packets will be identical. There are few contexts in which
functional equivalence between two networks is required.4
Thus, it is rarely necessary to introduce the link permutation
. Link permutation may also be dispensed with, if
the routing algorithm of network is chosen to emulate the
routing in network .
The permutation may be used to determine the routing
algorithm required in network if the routing algorithm for net-
work is known, and both networks are isomorphic. For ex-
ample, suppose that it is known that the appropriate routing tag
for network is , i.e., that
the switching decision required at stage is . It follows
from the concept of exact equivalence that, if network is fol-
lowed by a link permutation , it will also route packets to
the output port with address . If is omitted,
data will be routed to the destination
It follows that the required pattern of bits in the routing tag
for network is given by
(15)
4A notable exception is when data is sorted by destination address prior to
being submitted to a multistage network. The resulting switch is strictly non-
blocking only if the multistage network is functionally equivalent to the but-
terfly network.
E. Multihop Networks
The discussion up to this point applies to multistage, rather
than multihop, networks. Logically, multihop architectures de-
rived from multistage networks may be distinguished from the
latter by three properties.
1) Each switch element acts as a source and sink of packets.
2) The outputs of the switch are looped back to the inputs.
Thus, the numbering of stages is arbitrary.
3) The destination of a packet is defined by the stage number
and switch element address, not by the link address.
Clearly, two multihop networks and can be shown to
be isomorphic by breaking the loop between stages 0 and
and establishing the equivalence of the resulting multistage
networks. The routing strategy that routes a packet to switch
element in stage of network will route a packet to switch
element in network , where .
IV. SOME EXAMPLES
A. Downstream Permutations for Some Popular Networks
1) Butterfly Network: The downstream permutation for this
network is, from (3) and (10),DP . We know
from Identity 1 in the Appendix that DP . This moves
bit zero to bit . Hence, . Recall that bit
of a packet’s link address at the outputs of stage zero is de-
termined by the switching decision at stage (for
). Since LP for the butterfly network, it follows that
the routing strategy is to switch the packet at stage based
on bit of the destination address. Hence,
.
2) Omega Network: Here, using (10) and (2), DP
. Hence, , and the routing strategy required
is identical to that of the butterfly network.
3) Baseline Network: Here, DP
(using Identity 2). Hence, , implying the same
routing strategy as the two earlier networks.
4) Reverse Butterfly Network: From (4), DP
. It follows from Identity 3 that
DP . The permutation moves bit
zero to the position of bit . The permutation
moves the bit in position to bit position . Thus,
for . It follows that packets appear at
link address at the output of stage 0, where is
the switching decision made at stage . They are then reordered
by LP , appearing at the switch output .
5) Reverse Baseline Network: From (5), DP
. It follows from Identity 4 that
DP . Hence, . Thus, the routing is
the same as in the butterfly network.
B. Equivalence of the Butterfly Network and
the Omega Network
The simplicity of the method described here shall be demon-
strated by verifying a well-known result. The equivalence of
these two networks was established by Wu and Feng in [7].5
5They considered the modified data manipulator rather than the butterfly net-
work—these networks differ only in LP .
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Fig. 9. Equivalence of butterfly and Omega networks.
Network is the butterfly network. We have found previously
that DP and . Network is the Omega
network, for which DP and . It fol-
lows immediately that and thus that both networks are
isomorphic. Let us now calculate the tramline transformations.
DP DP for
In particular
Hence
LP LP
LP LP
Thus, the two networks are exactly equivalent. The tramline
transformations required for the 16 16 case are presented
below and are illustrated in Fig. 9.
In general, it may easily be shown that
(16)
A computer program implementing this formula can readily cal-
culate the transformations for arbitrarily large switches.
C. Equivalence of the Baseline Network and the
Butterfly Network
Network is the baseline network. Here, DP , and
. Network is the butterfly network; therefore,
. Again, it follows immediately that and
thus that both networks are isomorphic. In addition
DP DP for
In particular
where is the bit switch permutation defined in [8]. Hence
LP LP
LP LP
Thus, the two networks are isomorphic but not exactly equiva-
lent. The tramline transformations required for the 32 32 case
are
In general,
(17)
D. Equivalence of the Baseline Network and Its
Reverse Network
Network is the baseline network; therefore, .
Network is the reverse baseline network; therefore
. Again, it follows immediately that and thus that
both networks are isomorphic. In addition,
DP DP for
In particular
Hence
LP LP
LP LP
Thus, the baseline network and its reverse network are ex-
actly equivalent. The tramline transformations required for the
16 16 case are
It may be shown that
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Note that these are the same transformations required to convert
the butterfly network to the Omega network.
E. Equivalence of the Segmented Two-Shuffle Network and
the Butterfly Network
Attention is now given to a rather more complex problem,
which is to establish that the segmented two-shuffle network is
isomorphic to the butterfly network. From (6)
DP
if
DP if
Working out the bit-shuffles performed by these downstream
permutations is straightforward, if tedious. It may be shown that
DP
where, for
if
if
if
if
if
and, for
if
if
if
if
if
where . To verify equivalence with the
butterfly network, all that is required of the above results is the
values of for which . This gives
if
if
Since , it follows immediately
that the segmented two-shuffle is isomorphic to the butterfly
network. This result was obtained far more compactly than that
presented in [11], which applied only for a single value of . It
also provides more insight into the operation of the switch, since
it allows the routing algorithm to be inferred.
It was established earlier that for network (the butterfly
network), . Hence, is defined by
In addition, LP LP , and therefore, .
Applying (15), it follows that the required pattern of bits in the
routing tag of the segmented two-shuffle network is given by
Thus, for the network in Fig. 6, the routing tag required is
, and for the network in [11], it is .
The general form for is rather complex. However, it may
easily be evaluated using (9) for specific networks. For example,
the tramline transformations relating to the network in Fig. 6 are
V. GRAPHICAL METHOD FOR CHECKING EQUIVALENCE
The rule for any network constructed using stages of
2 2 switch elements to be equivalent to a butterfly network, if
the interconnection patterns between stages are all bit-shuffling
link permutations, is . In other words,
the least significant bit of the input link address should map to
a unique bit in the output link address for each downstream per-
mutation. This may be checked graphically as follows. At each
stage of the switch, draw a line from the switch element output
port corresponding to link address (or ), fol-
lowing the links between stages and passing straight through
each downstream switch. If none of the resulting lines con-
verge, the network is equivalent to a butterfly network. This is
illustrated in Figs. 3 and 4. The butterfly network itself (Fig. 5)
also has this property. This method may also be applied in syn-
thesizing new networks, for example, by tweaking a single link
permutation until the property holds.
VI. CONCLUSION
A novel method has been presented for investigating the
equivalences between multistage networks, where the inter-
connections between stages are bit-shuffling permutations. It
has been demonstrated that complex networks may be easily
and systematically analyzed using the approach presented
in this paper. The key to the method is to devise a set of
tramline transformations to demonstrate that two networks are
isomorphic. The method also allows the routing algorithm for
the network to be easily determined and suggests a graphical
approach for checking equivalences. Clearly, extending the
method to networks of switch elements is straightforward,
requiring only some enhanced notation to record . It also has
other areas of application, such as in sorting networks. The
generality of the method means that it will be of use to the
designers of optical multistage and multihop networks, when
they encounter practical constraints that preclude the use of
classical multistage designs, such as the butterfly network.
The method requires extension if it is to be applied to net-
works where the link permutations are not restricted to the class
of bit-shuffling permutations, such as the crossover network
[16], because of difficulties caused by a phenomenon the au-
thor calls tramline twisting. This will be the subject of a future
paper.
APPENDIX
The following properties of concatenated link permutations
are used in the paper.
1) Identity 1: .
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Proof: It may easily be shown that . The
result follows by induction.
2) Identity 2: .
Proof: It may easily be shown that . The
result follows by induction.
3) Identity 3: .
Proof: Inverting both sides of Identity 1 and evaluating for
gives
(18)
Multiplying Identity 1 and (18) and observing that ,
the result follows.
4) Identity 4: .
Proof: It may be established by induction, since
, that
(19)
Hence
[using (19)]
The result follows.
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